Fourth-order cascade SC ΣΔ modulators: a comparative study by Medeiro, Fernando et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 45, NO. 10, OCTOBER 1998 1041
Fourth-Order Cascade SC Modulators:
A Comparative Study
Fernando Medeiro, Bele´n Pe´rez-Verdu´, Jose´ Manuel de la Rosa,
and Angel Rodrı´guez-Va´zquez, Fellow, IEEE
Abstract—Fourth-order cascade  modulators are very well
suited for IC implementation using analog sampled-data circuits
because of their robust, stable operation and their capability to
achieve high resolution and wide bandwidth with moderate power
consumption. However, their optimum realization requires care-
ful consideration of their performance degradations due to the
hardware nonidealities. This paper presents a comparative study
of the influence of finite op-amp gain and capacitor mismatch on
the performance of fourth-order cascade  modulators real-
ized by means of switched-capacitor circuits. It considers single-
bit and multibit quantizers and draws a number of comparative
remarks validated by time-domain behavioral simulations.
Index Terms—Analog–digital, conversion, sigma–delta modu-
lators, switched capacitor circuits.
I. INTRODUCTION
SIGMA–DELTA modulators M use oversampling toreduce the in-band power of quantization noise, and
filtering to shape this noise and push it out of the band.
Assume the signal band is fixed. One strategy to increase
the resolution of M-based converters is to reduce the
density of quantization noise in the signal band, which can
be achieved by either increasing the sampling frequency,
equivalently the oversampling ratio ( ), or by increasing the
number of levels ( ) of the internal quantizer. The other
strategy is to improve the filtering; i.e., the order ( ) of the
modulator. For practical integrated circuit (IC) design, these
three degrees of freedom ( and ) have to be explored
under the constraints imposed by the required resolution,
bandwidth and the available power budget. For signal bands
up to the audio frequency range, it is common practice to
use low-order modulators ( or 2) with 1-bit quantizers
and large oversampling ratios ( and
more); in particular, the well-known second-order structure
[1]–[3]. However, achieving high resolution at frequencies in
the video range and beyond requires high-order modulators
and/or multibit quantizers to keep the oversampling ratio low,
and hence to achieve optimal exploitation of the operation
speed of the circuitry.
Practical considerations impose also the demand for robust
stable operation, which has resulted in the use of cascade
structures as the preferred alternative to implement high-order
noise shaping functions [4], [5]. Since these structures are
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unconditionally stable [6], designers can focus their efforts on
the optimization of the circuit performance. On the contrary,
single-loop and interpolative high-order modulators need to
address stability issues during the design phase [6]. Actually,
most of the reported high-order single-bit and multibit M
IC’s have cascade structure. Particularly, several switched-
capacitor (SC) CMOS prototypes have been developed in
different technologies to obtain: an effective resolution of 16
bit at 320 kHz Nyquist band with and
[7]; 15 bit at 200 kHz with and [8];
15 bit at 160 kHz with and [9]; 12 bit
at 2.1 MHz with and [10], 12 bit at
2.2 MHz with and [11], respectively.
A drawback of cascade ’s is their larger sensitivity to
circuit imperfections as compared to single-loop modulators.
For SC implementation, large op-amp gain must be used to
attenuate the effect of integrator leakage [12]; also, good
capacitor matching is required to avoid uncancelled low-order
quantization noise. Although the first problem is partially
solvable by using SC integrators insensitive to the finite gain
of the op-amps [13], [8], the second problem presents still a
major limitation—the capacitor mismatch is difficult to control
due to its dependence on the technological parameters and
the fabrication process. Thus, deep knowledge of the practical
limitations of cascade SC M’s, the ways to overcome their
drawbacks, and the trade-offs among alternative architectures,
is fundamental for optimum circuit design. Unfortunately, this
knowledge is not readily available in literature.
This paper focuses on the comparative analysis of two
widely used fourth-order architectures: a two-stage fourth-
order modulator, or 2-2 cascade [14], [15], and a three-stage
fourth-order modulator, or 2-1-1 cascade [16]. These fourth-
order architectures constitute a good practical compromise
between performance and power consumption for medium- to
high-frequency operation, which renders them worth consid-
ering in detail. On the other hand, other fourth-order cascade
architectures whose first stage is a first-order modulator are not
considered here due to their already demonstrated disadvan-
tages [6]. The paper is organized as follows. Both architectures
are analyzed first from an ideal point of view in Section II.
Afterward, Section III considers nonideal behavior including
the effect of the finite op-amp gain and capacitor mismatching.
The benefits of combining these cascade architectures and
multibit quantization are examined in Section IV. Finally, the
results from the comparative study are discussed in Section V.
1057–7122/98$10.00  1998 IEEE
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Fig. 1. Two-stage fourth-order cascade  modulator (2-2).
Fig. 2. Three-stage fourth-order cascade  modulator (2-1-1).
II. IDEAL STUDY
Figs. 1 and 2 show the architectures covered in this paper.
Both operate according to the principles of cascade modula-
tors: each stage in the cascade modulates the quantization noise
of the previous; then, the quantization noise produced by all
the stages but the last is digitally cancelled out [6]. Thus, the
order of the noise shaping function is equal to the number
of integrators in the chain. Although the need to conveniently
scale the signals in the analog part yields a systematic loss
of resolution, the use of unconditionally stable stages of order
1 and 2 renders cascade architectures very well suited for the
practical implementation of high-order modulators up to video
frequencies [7]–[11].
Fig. 1 realizes a fourth-order modulator by cascading two
second-order stages (2-2), while Fig. 2 consists of a cascade
of one second-stage and two first-order stages (2-1-1). These
architectures are generalizations of those originally proposed
in [14]–[16]. These works considered predetermined values of
some integrator gains, for instance, and for
the 2-2 in [15]. Here we assume that the integrator gains,
are degrees of freedom. Then, the resolution limits of
each topology may be reached through optimization of these
coefficients and by taking into account constraints of the
hardware implementation.
A. Digital Cancellation of the Quantization Noise
Let us focus first on the 2-2 modulator and assume that the
quantization noise is additive, the modulator output after the
TABLE I
RELATIONSHIPS BETWEEN ANALOG AND DIGITAL
COEFFICIENTS FOR THE 2-2 MODULATOR
cancellation logic can be expressed as
(1)
where and represent the input and output of the
modulator, respectively; and are the respective
quantization noises of the first and second quantizer; and
and represent the transfer
functions for the signal and the quantization noises. The
following must be met to obtain the behavior of a fourth-order
modulator:
(2)
That is, the input signal must be unaltered, the quantization
noise in the first stage cancelled, and a shaping function of
fourth-order must be provided for the quantization noise in the
second stage. In the more general case, the exact expressions
of these transfer functions, as well as the digital scaling
coefficients to , depend on the analog scaling coefficients
and the transfer functions of the digital filters that
perform the noise cancellation. Considering the filters
(3)
and imposing (2), yields the relationships among coefficients
found in Table I. Thus, (1) becomes
(4)
Similarly, for the 2-1-1 modulator of Fig. 2 using
(5)
obtains the relations shown in Table II, and the following
expression for the output:
(6)
In principle, any combination of the integrator gains that
meets the relations of Table I for the 2-2 architecture (alterna-
tively, Table II for 2-1-1) and, hence, satisfies the conditions
given by (2), leads to a mathematically correct modulator.
However, to obtain a practical architecture, other constraints
about the physical implementation must be imposed.
• The output range of the integrators, which depends on the
input level and on the integrator gains, must be physically
achievable for given supply voltage.
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TABLE II
RELATIONSHIPS BETWEEN ANALOG AND DIGITAL
COEFFICIENTS FOR THE 2-2-1 MODULATOR
Fig. 3. First-order  modulator.
• For each stage, the level of the signal transferred to the
next one, which is a function of the integrator gains in
the former, should not prematurely overload the latter.
Unfortunately, formulating both features as functions of
the values of the integrator gains is not easy, and requires
a detailed analysis of the time-domain operation of the low-
order modulator stages, which shall be covered in the next
section of the paper.
B. Time-Domain Behavior of Low-Order Modulators
Here we use a technique similar to that used in [17] to
determine an upper bound for the integrator output signal of
first- and second-order ’s driven by a dc input. Since the
oversampling makes the input signal vary only slowly during
the sampling period, this assumption does not constrain the
validity of our results for ac input signals.
Let us first consider the first-order of Fig. 3. As
shown in [1], by averaging the output sequence, one obtains
the input, that is,
(7)
where is the input level of the modulator, is the reference
voltage (the output levels of the quantizer are and
and and are the number of positive and negative pulses,
respectively, observed at the modulator output in a sequence
of length Equation (7) can be rewritten as
(8)
Thus, as expected, in a sequence of arbitrary length and for
positive input, the number of positive pulses increases as the
input level approaches the reference voltage. In fact, in a first-
order the number of consecutive positive pulses for
inputs close to the reference levels is given by the integer
larger than or equal to (8).
On the other hand, the finite-differences equation that gov-
erns the first-order modulator is
(9)
which may be written as
(10)
Let us suppose that the first pulse of a sequence of consec-
utive positive pulses is produced at As stated, the last
positive pulse of the sequence is produced for
(11)
where denotes the smaller integer larger than or equal to
According to this, for a negative pulse is obtained
at the output, which implies that Applying (10),
(12)
Note that in previous calculations, the approximation
for was made, which, in our case, is more accurate
the closer the input level is to the reference voltage. If the
calculations are repeated assuming negative input, one reaches
the conclusion
(13)
Bearing in mind (10) and (13), one may state that for
positive input levels near the reference voltage, the output
signal of the integrator evolves following a sawtooth curve,
where the minimum is slightly below zero and the maximum is
Alternatively, for negative input, the maximum will
barely exceed zero while the minimum will be
Thus, in the limit, as tends toward the range of the
integrator output swing will be
(14)
Consider now the second-order modulator of Fig. 4. Here,
double integration implies greater difficulties to determine an
equation similar to (13), mainly due to the fact that, even
though (7) and (8) are still valid, the number of consecutive
positive (or negative) pulses, even for input close to reference
levels, does not coincide with the integer larger or equal to said
expressions. In fact, for given input level, the output sequences
contain subsequences of positive (or negative) pulses of varied
length, in compliance with (7) and (8). In addition, the number
of subsequences of different lengths strongly depends on the
initial conditions of the integrators, as well as on the input
level. Fig. 5 shows an example of this through time-domain
behavioral simulation for an input of Given this
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Fig. 4. Second order  modulator.
difficulty, in what follows we use an iterative process of fast
convergence to obtain the output ranges of the integrators.
Let us start with the discrete-time equations of the second-
order
(15)
which can also be written as
(16)
From the first equality in (16),
(17)
With that, the second equality in (16) is
(18)
Let be a positive input close to the reference voltage.
Starting from an arbitrary condition greater than zero at the
output of both integrators, a sequence of consecutive positive
pulses is generated until the output of the second integrator is
less than or equal to zero, thus leading to a negative pulse.
This will occur for the first value of so that
(19)
condition which is obtained by making
in (18). Said value of will be
(20)
where is the value (integer or not) for which the equality in
(19) is met. The negative pulse generated at supposes
increments in the output of both integrators that again become
positive, thus starting another sequence of consecutive positive
(a)
(b)
Fig. 5. (a) Output of both integrators and (b) sequences of consecutive
positive pulses at the second-order modulator output.
pulses. The duration of this sequence, which may differ from
the previous one, obviously depends on the output values of
the integrators at which play a role of new initial
conditions in (18). In any case, these values are known
(21)
Fig. 5(a) shows the evolution of the integrator outputs for
and The corresponding output ranges are
defined by the maximum of both curves which, as shown in
the figure, coincide with the beginning of a sequence
of consecutive positive pulses for the first integrator and with
an intermediate point in the corresponding sequence for the
second integrator. In this last case, the maximum is reached
when the derivative of (19) is nulled at
(22)
Thus, the maximum output levels are given by
(23)
The fact that the output levels of the integrators may
be limited has not yet been considered. For a first-order
modulator, if the output swing of the integrator is lower than
the expression in (14), the modulator simply malfunctions (the
average of the output does not equal the input). However,
for the second-order modulator, for certain values of less
than in (23), sequences of such a duration are produced
that its maximum falls below said maintaining correct
operation of the modulator. This, which is clarified through the
behavioral simulation of Fig. 6, is understood if one takes into
account that, contrary to what occurs in first-order modulators,
the sequence of consecutive positive (or negative) pulses in a
second-order modulator is not unique for each input level.
We can now propose an iterative process to calculate the
required output swing in the integrators given their gains and
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Fig. 6. Effect of the OS limitation on the integrator output.
Fig. 7. Output range required in integrators.
input level. Said process, starting from an arbitrary value,
will consecutively use (20)–(23), bearing in mind that the
maximum output range is set. After checking that the new
maximum reached (23) is larger than or equal to , the latter
is increased and the process repeated until said maximum does
not surpass .
Fig. 7 compares the results obtained by the algorithm to
those obtained through behavioral simulation using dynamic
input. A good fit is seen between both curves. Also, using
the proposed procedure, the computation time is reduced at
least 100 times. Note that for , and
close to 0.9, must be slightly larger than However, for
must be, at least, equal to
C. Optimization of the Coefficients
Optimization implies the determination of the analog scaling
coefficients which, fulfilling the relationships of Tables I and
II, lead to: 1) minimum quantization noise (this means that
the digital coefficients in expressions (4) and (6) have to be
as small as possible); 2) physically realizable output ranges of
integrators; and 3) signal levels in the transition among stages
that do not prematurely overload the next modulator. These
levels are for a first-order modulator and approximately
for a second-order modulator [18].
The optimization was performed using a statistical pro-
cedure [9], guided by the previous calculations,1 to obtain
the values in Table III, which result in the following digital
1Behavioral simulations show that the calculations of the upper bounds of
the integrator outputs, which have been made assuming a DC or low-frequency
input, remain valid for the second stage whose input contains the first stage
quantization noise and therefore is not low-frequency.
TABLE III
OPTIMIZED ANALOG COEFFICIENTS
coefficients:
(24)
and the output range needed for the integrators is approxi-
mately equal to for the 2-2 architecture and for
the 2-1-1.
Fig. 8(a) shows the SNR curves as a function of the input
range referred to the reference voltage (0 dB obtained
through behavioral simulation with ; similar results
are obtained for other oversampling ratios (see Section V).
Ideal elements, except the limited output ranges of integrators,
were considered for simulation, and the gains of Table III
were used. As shown in the figure, there are no important
differences between the 2-2 and 2-1-1 topologies, except for
input ranges close to the reference voltage; Fig. 8(b) shows
this zone in detail. The difference is explained due to the fact
that the second stage in the 2-2 topology is a second-order
modulator whose maximum input level is approximately 10%
lower than that of a first-order modulator, which coincides
with Consequently, the overload of the 2-2 modulator is
produced slightly before that of the 2-1-1 and, ideally, the SNR
peak is higher by 5 dB in this latter case.
III. NONIDEAL EFFECTS
So far, modulators have been studied from an ideal point
of view, with the exception of the limited of the integra-
tors. This section covers a comparison of both architectures
regarding their degree of sensitivity to the nonidealities of the
electric implementation. These can be classified into two large
categories.
• Nonidealities whose impact on modulator performance
can be modeled as a source of noise at the first integrator
input.2 These include thermal noise, incomplete settling
at the integrator output, nonlinear gain, etc. [9]. Since the
extra noise power due to these phenomena depends on
the integrators in the first stage, and both the 2-2 and the
2-1-1 have a second-order modulators at the first stage,
there are no differences between them with regard to these
2The contributions of the remaining integrators in the chain to the total
in-band noise is attenuated by the loop filtering.
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(a)
(b)
Fig. 8. (a) SNR as a function of the input level and (b) detail for large inputs.
nonidealities; consequently, their study is not necessary
in this context.
• Nonidealities due to integrator leakage and mismatching
between coefficients. These produce changes in the sig-
nal transfer function ( ) and the quantization noise
transfer function ( ) and, as shown later, introduce
differences between the architectures studied.
A. Integrator Leakage
In the ideal analysis, the dc gain of the integrators of Figs. 1
and 2 has been assumed to be infinite—a feature which is
impossible to achieve in practical realization due to circuit
limitations. A consequence of the finite gain is that only a part
of the signal at the integrator output node is added to the new
input; that is, the transfer function in the -domain is,
(25)
where represents the dc gain of the integrator (which
coincides with that of the operational amplifier in an SC
realization). Using (25) to hierarchically calculate the transfer
functions of a first-order modulator (see Fig. 3) yields
(26)
Thus, the result is, first, an error in the modulator gain and,
second, a change in . This second result is much more
explicit if we pass to the frequency domain
(27)
where is the sampling frequency. The frequency-
independent term in (27) is responsible for the increased
power of quantization noise, which is calculated as
(28)
where it is assumed that the quantization noise presents a
constant power spectral density equal to where
is the separation between the levels of the comparator,
and is the Nyquist frequency of the
input signal.
Performing a similar analysis for the 2-2 and 2-1-1 modu-
lators, after some simplifications, gives the following results
for the quantization noise power:
-
(29)
- -
(30)
which can be further simplified into
-
- -
(31)
where we have assumed that the step between levels is
identical for all the comparators and
that is large enough—customary for IC design.
According to (31), the integrator leakage increases the quan-
tization noise power as compared to the ideal case—calculated
from (31) by making This increase is caused by the
incorrect cancellation of quantization noise in the first stages,
and reflects in the onset of terms in and besides the
ideal one in Among these error terms, the one in
comes from the first-order filtering of the noise in the second-
order modulator at the first stage. Generally, it can be shown
that the output noise power of an th-order subjected to
integrator leakage contains an error term in Thus, as
indicated in (28), a first-order modulator causes the appearance
of a noise term in which is a consequence of the
zero-order filtering. Since this term significantly degrades the
modulator efficiency for given those cascades starting with
a first-order modulator (1-2-1, 1-1-1-1, and 1-1-2) are of little
practical interest—which is why they are not covered here.
Equation (31) shows that the effect of the integrator leakage
is larger in the 2-1-1 topology than in the 2-2. The onset of the
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Fig. 9. In-band noise as a function of the op-amp open-loop gain.
term in the output power of the former can be deduced
from previous reasoning taking into account that the second
stage in the 2-1-1 is of first order. However, the contribution
of this term is not measurable for practical values of —the
term in dominates for typical ranges of (16 to 128). It
is seen in Fig. 9, which shows the effect of the op-amp dc gain
on the noise power in the band for and . No
difference is appreciable between both topologies regarding
the sensitivity to integrator leakage.
B. Mismatching Between Coefficients
The equalities of Tables I and II, which nominally produce
the correct cancellation of the quantization noise, are affected
by mismatching of the physical components used to imple-
ment the integrator gains—capacitor ratios in the case of SC
modulators. These mismatches introduce errors in the noise
cancellation. This phenomenon can be modeled by introducing
error terms in the digital and analog coefficients. Particularly,
for the case of Table II
(32)
Similar expressions are obtained for the 2-2 structure. In (32)
each epsilon represents the relative error of the digital or
analog coefficient, and can be calculated as
(33)
Performing analysis in the -domain with the digital coef-
ficients given in (32) yields the following modulator output:
-
(34)
- -
(35)
Thus, in addition to the ideal quantization noise of the last
stage, [see (4) and (6)], the noise of the remaining stages
appears at the modulator output. Since the shaping functions
of these new noise contributions have lower order than would
be ideal, they can dominate the total in-band noise power.
Calculation of this power under the usual assumption of
yields
-
- -
(36)
where
(37)
Previous results are valid for any implementation style.
Let us focus now on the SC implementation and try to find
practical design guidelines. Using SC techniques, the analog
coefficients are given by capacitor ratios
(38)
where is a random variation of the nominal value From
(38), and assuming that the mismatching in both capacitors are
statistically independent, the equation of the standard deviation
of the analog scalar is
(39)
Note that the member on the right above contains the standard
deviations of the capacitor values. These can in turn be
calculated using the results in [19] as follows,
(40)
which assumes that a given capacitance is divided into
unitary capacitors of value and where and
are constants related to the local and global effect of the
edge errors (due to the etching process) and the oxide thickness
variations, respectively. Since these constants are specific of
the fabrication process, the only controllable variables in (40)
are the unitary capacitor and the number of these that
form the capacitor Assuming that the capacitors and
in (39) are formed by the connection of and unitary
capacitors, respectively, results in
(41)
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Fig. 10. SNR as a function of the input level with mismatching between
coefficients (2-2).
TABLE IV
SIMULATION DATA AND RESULTS FOR 2-2 TOPOLOGY
Expression (41) allows calculation of the standard deviation
of each gain, and consequently that of the relative errors and
combinations of these that appear in (33) and (37). However,
it should be noticed that in (33) some coefficient variations
are correlated since the coefficients have the same integration
capacitor. Consider, for instance, the contribution of and
to the relative error of From (38), one obtains
(42)
showing that the deviation in the integration capacitor has
been cancelled. This is reasonable since depends on the
ratio , and hence the exact value of does not matter.
Using (41), the worst case value of each relative error
and their combinations can be estimated as three times the
corresponding standard deviation. To evaluate the analytical
expressions, Monte Carlo analysis has been performed through
behavioral simulations assuming that each integrator gain
presents a Gaussian distribution around its nominal value with
standard deviation calculated from (41). The technological
constants used are an update of those in [19]; the process
is 1.2 m CMOS -well double-poly double-metal, and the
updated constants are
(43)
With these values, for a typical unitary capacitor of 0.25 pF
and an analog coefficient of 1/2, the standard deviation of
the coefficient obtained applying (41) is 2.2%. However, the
Fig. 11. SNR as a function of the input level with mismatching between
coefficients (2-1-1).
TABLE V
SIMULATION DATA AND RESULTS FOR 2-1-1 TOPOLOGY
use of common centroid techniques for the implementation
of capacitors makes it possible to attenuate the global effects
(represented by the constants and reducing the
standard deviation to 0.2%.
Fig. 10 shows a group of SNR curves obtained with the
2-2 topology, assuming that the scaling coefficients present a
Gaussian distribution around their nominal value with stan-
dard deviations calculated from (41) considering compensated
global effects (that is, The corresponding
simulation data appear in Table IV.
Fig. 11 and Table V present results from the 2-1-1 topology.
Note that the analytic curve for the worst case (thick continu-
ous line in Figs. 10 and 11) fits those obtained through statistic
simulation in both architectures. The behavior simulations
show that the 2-1-1 architecture is more sensitive to coefficient
mismatching and presents a relative standard deviation in the
SNR peak almost twice that of the 2-2 architecture (for the
gains used).
IV. EXTENSION TO MULTIBIT QUANTIZATION
A few recent works have proposed to combine cascade ar-
chitectures and multibit quantization in an attempt to attenuate
the error induced by the internal D/A converter nonlinearity
[10], [11], [20], [21]. The idea is to use a multibit quantizer
only at the last stage of the cascade, keeping the others
singlebit. Thus, the D/A converter nonlinearity error of this
last stage is attenuated by a shaping function, provided by the
cancellation logic, and filtered out by the digital decimator.
Previous studies for a 2-1 and a 2-2 cascade modulator have
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(a)
(b)
Fig. 12. Two cascade modulators with dual quantization: (a) Third-order
two-stage (2-1mb) and (b) fourth-order two-stage (2-2mb).
Fig. 13. Fourth-order three-stage cascade modulator with multibit quantiza-
tion (2-1-1mb).
been presented in [10] and [21], respectively. Here we consider
a 2-1-1 multibit architecture and compare its results to that of
the former.
Fig. 12(a) and (b) shows the 2-1 and 2-2 cascade multibit
modulators. In the presence of nonlinearity of the internal D/A
converter, the -transform of the modulator outputs are given
by
- mb (44)
- mb (45)
where represents the input signal, is the quan-
tization noise of an -bit quantizer, and is the noise
associated to the nonlinearity of the last stage internal -
Fig. 14. Half-scale SNR as a function of the D/A INL for three cascade
multibit architectures.
(a)
(b)
Fig. 15. SNR degradation as a consequence of the (a) integrator weight
mismatching; and (b) the finite dc-gain of the integrators for a multibit 2-1-1
cascade modulator.
bit D/A converter. Note that this latter noise is multiplied
by for both architectures. This means that the
errors due to the internal D/A conversion are shaped after
the cancellation stage as second-order errors. Based on the
same principle, we propose to use multibit quantization in the
third-stage of a 2-1-1 architecture (see Fig. 13). After digital
cancellation,
(46)
which shows that the D/A errors are attenuated in the signal
band by a shaping function one order higher than for the
previous architectures. As a result, better performance is
obtained using the 2-1-1mb architecture for a given level of
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TABLE VI
COMPARATIVE EVALUATION
nonlinearity in the D/A converter. This is better seen in the
integrated noise power
-
-
- -
(47)
where is the step between consecutive levels in the
multibit quantizer and represents the power of the D/A
conversion error. In addition, the lower sensitivity of the 2-
1-1mb to the D/A nonidealities is pointed out in Fig. 14.
This shows the half-scale SNR as a function of the integral
nonlinearity (INL) of a 3-bit D/A.
A. Influence of Other Nonidealities
The results obtained in Section III are fully applicable to
cascade ’s with multibit quantizers. Thus, taking into
account the finite dc-gain and capacitor mismatching, the in-
band power for the 2-1-1mb can be approximated by
combining (31), (36), and (47) to obtain
- -
(48)
where represents the step between the two levels of
the single-bit quantizers in the first and second stages. The
presence of uncancelled quantization noise from the single-bit
quantizer, the last term in (48), imposes an upper limit to the
useful resolution of the last stage quantizer. Above this limit,
the benefit of finer quantization (that is, lower in the
last stage is masked by this uncancelled noise. As a matter
of example, Fig. 15 shows the half-scale SNR obtained by
behavioral simulation for a 2-1-1mb modulator as a function
of the number of bits of the last quantizer. These simulations
include typical levels of weight mismatching and finite dc-
gain in the integrators. The curve of Fig. 15(a) corresponds to
the worst-case obtained in a Monte-Carlo analysis including
mismatching in the integrator weights implemented using a
unitary capacitor of 0.5 pF. In Fig. 15(b) a dc-gain of 1000
was assumed for the integrators. The oversampling ratio was
16 in both cases. Note that the curve in Fig. 15(a) saturates
for because the uncancelled first stage quantization
noise dominates the in-band noise power. According to these
results, using a quantizer with more than 3 bit resolution does
not make sense in this case.
V. CONCLUSIONS
Table VI presents a summary of the conclusions derived
from this work. Data corresponding to the single-bit case
have been obtained for reference voltages of V, a unitary
capacitor of 0.25 pF, and . The minimum
capacitor was of 1 pF so that the minimum number of parallel-
connected unitary capacitors was four.
From the top part of Table VI the following conclusions
are drawn
• The 2-2 single-bit modulator with the integrator gains
in Table III presents slightly lower sensitivity to the
capacitor mismatching than the 2-1-1 single-bit architec-
ture. In both cases, but especially in the 2-1-1 single-
bit, the worst case performance must be contemplated
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in the design process. Generally speaking, it can be
said that high-order cascade modulators are useful for
low or medium oversampling ratios. Otherwise, the high
matching requirements lead to unpractical designs.
• Both architectures have similar behavior with regard to
the influence of the finite dc-gain.
• The hardware complexity is slightly lower for the 2-2
single-bit architecture.
The bottom part of Table VI refers to the multibit case. Data
in this case have been obtained for a reference voltage of
V, and 16, 32, and 64. Note that, for given the
loss of SNR due to the nonlinear D/A of the 2-2 modulator is
approximately twice that of the 2-1-1.
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